




Hardware Integrity Validation for Trustworthy Computing in Embedded Systems



Motivation

- Critical appliances, e.g. in medical or public transportation require a high level of system integrity
- Mechanical hardware tamper detection is insufficient
- Goal: Create an integrated platform to detect unqualified repairs or reverse engineering/ spoofing attacks at run-time




Hardware Platform

- Typical edge computing hardware based on high performance FPGA-SoC technology (AMD UltraScale+)
- Integrated security components (TPM, Secure Element and POK)
- Sensors for hardware monitoring:




System Architecture



Manipulation Detection


- Hardware manipulations are mainly irreversible
- Only few data sets with manipulations recordable
→ Train Auto Encoder for anomaly detection based on unmanipulated data
- Impact of aging effects yet unclear
→ Re-training in field operation as feasible extension




Data Acquisition and Processing

- Real-time data acquisition with ~200 Mbyte/s
- Automated data acquisition: >10k of different time series are required as training data for machine learning
- Target platform is too constrained for in-system training
- Different sample rates of sensors requires pre-processing
- Minimize influence of measurements and processing on actual appliance
- Support for integrity validation at pre-boot, idle and dynamic system states

Workstation



AMD ZYNQ UltraScale+



Contact

